Silicon quantum dots are attractive candidates for the development of scalable, spin-based qubits. Pauli spin blockade in double quantum dots provides an efficient, temperature independent mechanism for qubit readout. Here we report on transport experiments in double gate nanowire transistors issued from a CMOS process on 300 mm silicon-on-insulator wafers. At low temperature the devices behave as two few-electron quantum dots in series. We observe signatures of Pauli spin blockade with a singlet-triplet splitting ranging from 0.3 to 1.3 meV. Magneto-transport measurements show that transitions which conserve spin are shown to be magnetic-field independent up to B = 6 T.
Silicon quantum dots are attractive candidates for the development of scalable, spin-based qubits. Pauli spin blockade in double quantum dots provides an efficient, temperature independent mechanism for qubit readout. Here we report on transport experiments in double gate nanowire transistors issued from a CMOS process on 300 mm silicon-on-insulator wafers. At low temperature the devices behave as two few-electron quantum dots in series. We observe signatures of Pauli spin blockade with a singlet-triplet splitting ranging from 0.3 to 1.3 meV. Magneto-transport measurements show that transitions which conserve spin are shown to be magnetic-field independent up to B = 6 T.
Recent breakthroughs in silicon spin quantum bits [1] [2] [3] [4] justify the need to develop a truly CMOS-compatible route towards scalable, integrated qubits. Indeed the microelectronics industry routinely fabricates devices with critical dimensions well below the 100 nm range 5, 6 , which is enough to observe quantum effects at low temperature [7] [8] [9] . Our approach consists in starting with a stateof-the-art advanced microelectronics process in order to make further integration straightforward. Here we illustrate a first step towards this goal enabled by siliconon-insulator (SOI) n-type nanowire transistors featuring two closely spaced gates parallel to each other. This layout results in two coupled quantum dots (QDs) in series, where each QD can be operated down to the fewelectron regime by adjusting the voltages applied to the corresponding top gate and to the global back gate provided by the silicon substrate 10 . We observe signatures of Pauli spin blockade (PSB) in different electronic configurations and for different values of the singlet-triplet splitting. The PSB regime is studied as a function of external magnetic field, B, applied perpendicular to the chip plane. Since PSB is a commonly used mechanism for spin-qubit readout, our work bares relevance to the realization of CMOS-based qubits 11 .
The studied double QD devices were fabricated on 300-mm SOI wafers using an industry-standard process flow 6 . This results in high device yield and quite reproducible electronic properties. In particular, key properties such as single-electron tunneling due to prominent Coulomb blockade effect and sizable size quantization have already been demonstrated in single-gate devices at low temperature 12 . In order to create tunable double QDs, two closely spaced gates are required. Devices with two lateral gates facing each other and partially covering the silicon nanowire channel have allowed us to realize coupled atom transistors where transport occurs by sequential tunneling across two donors in the low-doped channel region 7, 12 . An alternative approach is two parallel gates in a series geometry. Recently, this type of geometry was studied in the case of short gate spacers and a silicided (i.e. metallic) channel between the gates. It was shown that such devices can be operated as quantized current sources with the two top gates providing tunable tunnel barriers 13 . Here we address the case of long gate spacers, preventing the silicidation of the channel region between the gates. We use the top gates to accumulate small puddles of electrons, forming few-electron QDs.
A scanning electron micrograph of a device and a schematic cross-sectional view are shown in Figs. 1a and 1b, respectively. The silicon channel, with a thickness of 11 nm and a width W =15 nm, is defined by deep ultra-violet lithography followed by an oxidation-etching trimming process. A 145 nm-thick SiO 2 buried oxide (BOX) separates the nanowire channel from the silicon substrate. The latter is used as a back gate in order to tune the conductance of the access regions below the spacers 10 . The two top gates, labeled as G1 and G2, are obtained through two lithographic steps. The first one, based on conventional optical lithography, defines a large single gate. The second one, based on e-beam lithography, splits the defined gate into two 30-nm-wide lines spaced by approximately 35 nm. Such a small spacing is required to enable sufficient inter-dot tunnel coupling.
Depending on the applied gate voltages the device can be operated in either single or double QD regime. A single QD is obtained when a relatively large positive voltage V bg is applied to the silicon substrate. This creates a conducting channel near the bottom interface of the Si nanowire 14 . This channel can be locally depleted by the two top gates, resulting in the formation of tunnel barriers confining a single QD in the region between them (see upper diagram in Fig. 1b ). This transport regime is reported in Fig. 1c , where we show a measurement of dc source-drain current, I sd , as a function of gate voltages V g1 and V g2 applied to G1 and G2, respectively. This data set was obtained with a constant source-drain bias voltage V sd = 1 mV.
A double QD can instead be formed at lower values of V bg , below the threshold for the creation of a conducting channel. In this regime, the two top gates can be used arXiv:1606.05855v2 [cond-mat.mes-hall] 24 Apr 2017
to induce charge accumulation underneath them resulting in a pair of QDs as depicted in the bottom panel of Fig. 1b . A representative electron transport measurement in this regime is shown in Fig. 1d for V sd = −2 mV. Current conduction occurs at isolated spots corresponding to the condition
, and µ d , are the electrochemical potentials of source reservoir, QD1, QD2, and drain reservoir, respectively (in this notation µ s − µ d = eV sd , where e is the electron charge). The observed current spots have a characteristic triangular shape. Their position in the (V g1 ,V g2 ) plane identifies a charge boundary between consecutive occupation numbers in both QD1 and QD2. Their current intensity decreases towards the lower-left corner of Fig.  1d , where both QDs have the lowest occupation numbers and the lowest tunnel couplings to the leads and between them. Although we cannot tell the precise number of electrons on each dot we believe to have reached the fewelectron occupation (see supplementary information, fig.  S1 ). Conservatively, we could say that, in the regime of Fig 1d, both QDs host less than 10 electrons each. In the following, we shall restrict our attention to this fewelectron limit and present a detailed study of selected current triangles as a function of an applied magnetic field, B, perpendicular to the substrate plane. Fig. 2 shows I sd (V g1 , V g2 ) for two different devices (similar to the device geometry for which data shown in fig.1c and 1d and operated in the few electron regime.), labelled as D1 and D2, of the type shown in Fig. 1a . For device D1, data is presented in Fig. 2a, b and taken at a temperature of 50 mK whereas data for device D2 is presented in Fig. 2c , d taken at a temperature of 400 mK. In each pair of data sets, the two measurements shown refer to opposite values of V sd . The data reveals a suppression of I sd for one of the V sd polarities, which we attribute to PSB [15] [16] [17] [18] . Starting with device D1, at V sd =-6 mV (fig. 2a) we observe overlapping triangles in which no spin blockade is observed. Resonant transport through the ground states of the two dots is indeed visible as a current ridge at the base of each triangle, corresponding to the condition µ 1 = µ 2 . Additional current ridges parallel to the bases can be identified inside the triangles. They are signatures of transport through excited states 19 . More precisely, excited states of QD2 (QD1) if electrons tunnel from QD1 (QD2) to QD2 (QD1). The gate-voltage spacing between ground-and excited-state ridges can be translated into an energy difference of the order of a few meV, which is the typical size-quantization energy scale in these QDs 20 . The background current inside the triangles is associated to inelastic tunneling between the two QDs involving phonon emission.
In the reverse polarity V sd =6 mV (Fig. 2b) we observe a truncated pair of triangles. Current suppression in the lower portion of the triangles arises from the Pauli exclusion principle preventing the transition between a spin triplet state with one electron in each dot (labelled T 11 ) to the singlet state with two electrons in the same dot (labelled S 02 ). Current is restored inside the triangles for a sufficiently large detuning, = µ 1 − µ 2 , between the chemical potentials of the two dots. More precisely, for a detuning value such that T 11 is aligned with the triplet state T 02 current is allowed again. Consequently, the extension of the spin blocked region gives a direct indication of the singlet-triplet splitting ∆ ST 21 . It has to be emphasized that the actual number of charges in the two dots are not strictly speaking (1,1) or (0,2), but in fact 2n + 1, 2m + 1 and 2n, 2m + 2, where n and m are small integers. As a result, assigning ∆ ST directly to the valley-orbit splitting in our device is not appropriate here 22 . Similar features are seen for device D2 shown in fig.  2c , d in terms of resonant tunneling through the ground and excited states of the two QDs. Additionally, we see stripes of current outside the region of the bias triangle for device D2 ( fig. 2c, d ) which are not present for device D1. We attribute these stripes of current to cotunneling of electrons through QD2 while QD1 is in Coulomb blockade.
Both the spin-blocked bias triangles presented in Fig. 2 exhibit a small leakage current at zero detuning i.e. when the ground states of the two dots are aligned. In Fig. 3 we study the evolution of this leakage current versus detuning and magnetic field for the blocked region of Fig.  2b . For a magnetic field |B| >200 mT the leakage current vanishes completely and no current can be detected for < ∆ ST . In natural silicon the random Overhauser field is expected to be δA = A/ √ N s with N s the number of 29 Si nuclei embedded by the electron wavefunction and A ≈ 2 mT is the Overhauser field for fully polarized nuclear spins 23 . Therefore hyperfine interaction cannot be at the origin of the observed leakage current. Spinflip co-tunneling resulting in a transition from a spintriplet state, T 11 , to the spin-singlet state S 11 can provide an alternative mechanism to lift spin blockade 24, 25 . In that case, the magnetic-field dependence of the leakage current at zero detuning is expected to follow the relation 17, 24 :
where Γ 0 cotu is the spin-flip cotunneling coupling at B = 0, g is the electron Landé gyromagnetic factor, µ B the Bohr magneton, k B the Boltzmann constant, and T e the electronic temperature in the source and drain leads. Fig. 3b shows the experimental B-dependence of the leakage current at = 0 as extracted from Fig. 3a together with a fit to equation 1 (solid red line). In the fitting of 3b, the g-factor is assumed to be 2 (bare electron g-factor) and Γ 0 cotu and T e are the fit parameters. The fit parameters are found to be Γ 0 cotu = 1.03 GHz/meV and T e = 75 mK, in agreement with the expected electronic temperature in the source and drain. Spin-flip cotunneling mechanism results in leakage current until the thermal energy of the electrons in the leads are larger than the Zeeman energy (i.e. for 3.5k B T > gµ B B). With increasing B -field, the Zeeman energy increases. Once the Zeeman energy is larger than the thermal energy of the electrons in the leads, the leakage current drops rapidly. Using T e = 75mK from the fitting in fig. 3b , and equating 3.5k B T = gµ B B, we expect that the leakage current due to spin-flip cotunneling to be supressed at B ≈ 0.2 T. This is in very good agreement with the experimental data shown in fig. 3b .
We now focus on the evolution of ∆ ST for larger magnetic fields, up to B= 5 T. fig. 4b) . At B = 0 T and = 0, both data sets show a leakage current due to spin-flip cotunneling as discussed above. Because of the higher electron temperature, the suppression of the leakage current occurs on a larger B range, > 1 T, as opposed to the B ≈ 0.2 T found before (Fig.  3b) . consistent with the expected B-evolution of the involved (1,1) and (0,2) triplet states, when considering only the Zeeman effect.
Figs. 4e and 4f present schematic energy diagrams of the (1, 1) and (0, 2) states at zero and finite B, respectively. The double dot system is effectively described by eight states in total: four (1, 1) states, including the lowest energy spin-singlet, S 11 , and the three triplet states, T 1) states are effectively degenerate at B = 0 T. Two current peaks are thus expected: a first peak when S 11 and S 02 line up ( = 0), and a second one when the degenerate T 11 states line up with the degenerate T 02 states ( = ∆ ST ). At finite B, each spin triplet splits resulting in three non-degenerate levels separated by the Zeeman energy E Z = gµ B B. To first approximation we can reasonably assume g to be equal to the bare electron g-factor in both QDs. In this case, triplet states with the same component that are aligned at B = 0 (i.e. for = ∆ ST ) will remain aligned at all B (see Fig. 4f ), which is consistent with our finding that the second peak at = ∆ ST is essentially independent of B. We note that, due to the extremely weak spin-orbit coupling in the silicon conduction band, tunneling between triplet states with different component is negligible.
In summary we have studied spin-dependent transport in double QDs defined in a CMOS SOI nanowire transistor featuring two parallel top gates. At low temperature, devices tuned to the few electron regime exhibit Pauli spin blockade signatures. The revealed singlet-triplet splitting ranges from 0.3 to 1.3 meV. The transitions which conserve spin are shown to be magnetic-field independent up to B = 6 T, which is expected for materials in which spin-orbit coupling is negligible and the main consequence of the field is to lift spin degeneracy through the Zeeman effect. Our results establish a first step towards a truly industrial silicon CMOS spin quantum bit. 
